La version électronique de cette Norme internationale peut être téléchargée à partir du site Web du Groupe de travail ISO/CEI sur les technologies de l'information (ITTF)
Résumé
The RapidIO architecture was developed to address the need for a high-performance low pin count packet-switched system level interconnect to be used in a variety of applications as an open standard. The architecture is targeted toward networking, telecom, and high performance embedded applications. It is intended primarily as an intra-system interface, allowing chip-to-chip and board-toboard communications at Gigabyte per second performance levels. It provides a rich variety of features including high data bandwidth, low-latency capability and support for high-performance I/O devices, as well as providing globally shared memory, message passing, and software managed programming models.
Informations générales
-
État actuel: PubliéeDate de publication: 2004-12Stade: Norme internationale confirmée [90.93]
-
Edition: 1
-
Comité technique :ISO/IEC JTC 1/SC 25ICS :35.100.30
- RSS mises à jour
Cycle de vie
-
Actuellement
PubliéeISO/IEC 18372:2004
Les normes ISO sont réexaminées tous les cinq ans
Stade: 90.93 (Confirmée)